



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/892,872	06/28/2001	Tatsuya Shimoda	109975	3054
25944 7590 06/10/2002 OLIFF & BERRIDGE, PLC			EXAMINER	
P.O. BOX 19928 ALEXANDRIA, VA 22320			BAUMEISTER, BRADLEY W	
71222	,		ART UNIT	PAPER NUMBER
			2815	
			DATE MAILED: 06/10/2002	

Please find below and/or attached an Office communication concerning this application or proceeding.

20	V
117	

Application No.

Applicant(s)

09/892,872

Shimoda et al.

Examin

Office Action Summary

B. William Baumeister

Art Unit **2815**

		B. William Baumeister				
	The MAILING DATE of this communication appears	on the cover sheet with the corres	pondence address			
A SHO THE N - Extensi mailing - If the p - If NO p - Failure	DRTENED STATUTORY PERIOD FOR REPLY IS SET MAILING DATE OF THIS COMMUNICATION. ons of time may be available under the provisions of 37 CFR 1.136 (a). In date of this communication. eriod for reply specified above is less than thirty (30) days, a reply within the reply is specified above, the maximum statutory period will apply to reply within the set or extended period for reply will, by statute, cause in the provided by the Office later than three months after the mailing date of	the statutory minimum of thirty (30) days will be and will expire SIX (6) MONTHS from the mailing the specification to become ARANDONED (35 U.S.)	after SIX (6) MONTHS from the a considered timely. Ing date of this communication. S.C. § 133).			
earned	patent term adjustment. See 37 CFN 1.704(b).					
Status 1) 💢	Responsive to communication(s) filed on May 15,	2002	·			
_	This action is FINAL 2b) X This ac	ction is non-final.				
2a) ∐ 3) □	This action is that is in condition for allowance except for formal matters, prosecution as to the merits is					
Disposi						
4) 💢	Claim(s) <u>1-25</u>	15/di	e perioding in the opposite ration			
	4a) Of the above, claim(s) <u>7, 11, and 17</u>	IS/8	is/are allowed.			
5) 🗆	Claim(s)					
6) 💢	Claim(s) <u>1-6, 8-10, 12-16, and 18-25</u>		_ is/are rejected.			
7) 🗆	01.1.1-1		- 15/816 00/00100 10.			
8) 🗆		are subject to restr	iction and/or election requirement.			
Applic	ation Papers					
9)	The specification is objected to by the Examiner.		ted to but the Evaminer			
10)💢	The drawing(s) filed on Jun 28, 2001 is/are a) accepted or b) objected to by the Examiner.					
11)	Applicant may not request that any objection to the The proposed drawing correction filed on	is: a) approve	u b/ disapproved of			
`	If approved, corrected drawings are required in rep	ly to this Office action.				
12)□		aminer.				
Priorit	ty under 35 U.S.C. §§ 119 and 120	a priority under 35 U.S.C. § 119	(a)-(d) or (f).			
13) Acknowledgement is made of a claim for foreign priority under 35 0.3.C. 3 113(a) (b) 5. (7)						
a) ☑ All b) ☐ Some* c) ☐ None of:						
	1. X Certified copies of the priority documents have been received.					
2. Certified copies of the priority documents have been received in Application No						
Copies of the certified copies of the priority documents have been received in this National Stage Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).						
,	*See the attached detailed Office action for a list of	t the certified copies flor received	J. 19(a)			
14) Acknowledgement is made of a claim for domestic priority under 35 U.S.C. § 119(e).						
a) The translation of the foreign language provisional application has been received. 15) Acknowledgement is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.						
15)[and priority aridor of overer				
	hment(s)	4) Interview Summary (PTO-413) Pa				
	Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948)	5) Notice of Informal Patent Applica	tion (PTO-152)			
	2) Notice of Draftsperson's Facility Ordering Orderi					

Application/Control Number: 09/892,872

Art Unit: 2815

DETAILED ACTION

Priority

Receipt is acknowledged of papers submitted under 35 U.S.C. 119(a)-(d), which papers 1. have been placed of record in the file.

Election/Restriction

- Applicant's election with traverse of I in Paper No. 14 is acknowledged. The traversal is 2. on the ground(s) that the subject matter of the various inventions is so sufficiently related that a thorough search would not constitute an undue burden. This is found to be partially persuasive. Upon further consideration, the Examiner is of the opinion that it would not constitute an undue burden to rejoin and additionally examine the claims of inventions II-IV with the claims of elected invention of Group I. However, Applicant has alleged no errors in the restriction requirement, and the Examiner is still of the opinion that it would constitute an undue burden to examine claims directed towards either of inventions V or VI for the reasons set forth therein. Accordingly:
- Inventions I-IV are rejoined; claims 1-6, 8-10, 12-16 and 18-25 are rejoined/under a. active consideration.
- Claims 7 & 17 and claim 11 remain withdrawn for being directed towards nonb. elected inventions V and VI, respectively.

The requirement is still deemed proper and is therefore made FINAL.

Page 3

Application/Control Number: 09/892,872

Art Unit: 2815

Drawings

3. Figure 24-26A/C should be designated by a legend such as --Prior Art-- because only that which is old is illustrated. See MPEP § 608.02(g). A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 1-6, 8-10, 12-16 and 18-25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Smith et al. '186 (supplied in IDS, paper #3) in view of Applicant's Prior Art Admissions.
- a. Smith discloses shaped microstructures that are assembled into appropriately-shaped binding-site receptor recesses formed in a substrate through fluid transport (e.g., ABSTRACT). Smith teaches that the microstructures may support a wide range of devices such as diodes, transistors, integrated circuits, display devices, etc. (e.g., col. 1, lines 30-34). Smith further teaches that the microstructures are not limited to GaAs, but may also comprise, *inter*

Page 4

Application/Control Number: 09/892,872

Art Unit: 2815

alia, other material systems such as Si, other group-IV, III-V or II-VI material systems (col. 4, lines 55). Also, the substrate on which the microstructures are assembled may be composed of Si or GaAs wafers, plastic sheets (e.g., a photocurable resin), glass or ceramic substrates, or "almost any type of material capable of forming recessed regions or generally binding sites or receptors thereon which complement the shaped blocks." (Col. 14, lines 18-24 and col. 13, lines 60-62 which specifically recites molded plastic sheets). Further, Smith teaches that applications which require a number of different larger circuits could be realized by etching the microstructures into specific shapes and assembling them into matching recessed regions (col. 11, lines 38-44). Smith does not teach that ferroelectric-capacitor passive matrix arrays and/or associated peripheral circuits, specifically, may be employed within the Smith microstructure-on-substrate invention.

- Applicant admits that ferroelectric capacitor passive matrix arrays (ferroelectric b. PMAs) operated by peripheral circuits are known, and that both can be grown on Si substrates. (See the BACKGROUND OF THE INVENTION section of the specification.) Applicant also acknowledges that the manufacture of integrated FEPMAs with peripheral-circuit MOS transistors was known and that it was known that this integration poses the drawback of less than optimal device performance (paragraphs [0009]-[0011]).
- Thus, it would have been obvious to one of ordinary skill in the art at the time of C. the invention to have grown the conventional FEPMAs and peripheral circuits separately and integrate them onto a common substrate through the microstructure techniques taught by Smith for the purpose of obviating the device performance drawbacks which applicant acknowledges

Application/Control Number: 09/892,872

Art Unit: 2815

were known. Further, it would have been obvious to one of ordinary skill in the art at the time of the invention that either specific one of the FEPMA or the peripheral circuit could be formed on a microstructure or substrate, respectively, or that both could be formed on separate microstructures and respectively assembled to a substrate, and that undertaking any particular one of these options would not produce any unexpected results; but rather, the specific option chosen would merely be determined by conventional manufacturing considerations such as (1) the space and layout requirements for the respective options; (2) the amount of wirebonding respectively required; (3) the application for which the memory device is ultimately to be employed, which in turn, would dictate such considerations as what other devices/circuits are to be integrated on or connected to the substrate and/or microstructure(s), the amount of memory required (dictating how many FEPMAs are required) and whether an inexpensive or flexible plastic would be useful as a substrate.

With respect to claim 9, the Examiner notes that "a microstructure" reads on a Si d. chip. As such, the claim recitation--that the FEPMA and the peripheral circuit are integrated on a single microstructure--reads on Applicant's prior art FIGs 24-26A/C. Similarly, claims 10 and 18 read on a microstructure that is assembled on a Si substrate; and the language "a part of the second microstructure to be integrated" (e.g., claim 10, line 6) merely sets forth the intended use of a Si chip. As such, the claim is rendered obvious by a microstructure on a Si chip so long as the chip is capable of, in turn, being integrated onto some other substrate (e.g., a piece of plastic or a PCB).

Page 6

Application/Control Number: 09/892,872

Art Unit: 2815

INFORMATION ON HOW TO CONTACT THE USPTO

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to the examiner, **B. William Baumeister**, at (703) 306-9165. The examiner can normally be reached Monday through Friday, 8:30 a.m. to 5:00 p.m. If the Examiner is not available, the Examiner's supervisor, Mr. Eddie Lee, can be reached at (703) 308-1690. Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Group receptionist whose telephone number is (703) 308-0956.

B. William Baumeister

6 Mm Bant

Patent Examiner, Art Unit 2815

June 8, 2002